Empirical Performance Study of Speculative Parallel Processing on Commercial Multi-core CPU with Hardware Transactional Memory (SEPS 2015 - Software Engineering for Parallel Systems) - SPLASH 2015

Fri 23 - Fri 30 October 2015 Pittsburgh, Pennsylvania, United States

Who

Kanemitsu Otsu, Yutaka Matsuno , Takeshi Ohkawa, Takashi Yokota , Takanobu Baba

Track

Time Zone

The program is currently displayed in (GMT-04:00) Eastern Time (US & Canada).

Use conference time zone: (GMT-04:00) Eastern Time (US & Canada)Select other time zone

The GMT offsets shown reflect the offsets at the moment of the conference.

Time Band

By setting a time band, the program will dim events that are outside this time window. This is useful for (virtual) conferences with a continuous program (with repeated sessions).
The time band will also limit the events that are included in the personal iCalendar subscription service.

Display full programSpecify a time band

When

Tue 27 Oct 2015 16:00 - 16:30 at Haselton 2 - Performance tuning and auto-tuning Chair(s): Xinghui Zhao

Kanemitsu Otsu

Utsunomiya University

Japan

Yutaka Matsuno

Takeshi Ohkawa

Takashi Yokota

Takanobu Baba

Professor, Utsunomiya University, Japan

Japan

Time Zone

The program is currently displayed in (GMT-04:00) Eastern Time (US & Canada).

Use conference time zone: (GMT-04:00) Eastern Time (US & Canada)Select other time zone

The GMT offsets shown reflect the offsets at the moment of the conference.

Time Band

By setting a time band, the program will dim events that are outside this time window. This is useful for (virtual) conferences with a continuous program (with repeated sessions).
The time band will also limit the events that are included in the personal iCalendar subscription service.

Display full programSpecify a time band

Session Program

Tue 27 Oct
Displayed time zone: Eastern Time (US & Canada) change

	15:30 - 17:00	Performance tuning and auto-tuningSEPS at Haselton 2 Chair(s): Xinghui Zhao Washington State University

	15:30 30m Talk		Investigating Potential Performance Benefits of Memory Layout Optimization based on Roofline Model SEPS Shimpei Sato , Yukinori Sato Tokyo Institute of Technology, Toshio Endo Tokyo Institute of Technology
	16:00 30m Talk		Empirical Performance Study of Speculative Parallel Processing on Commercial Multi-core CPU with Hardware Transactional Memory SEPS Kanemitsu Otsu Utsunomiya University, Yutaka Matsuno , Takeshi Ohkawa , Takashi Yokota , Takanobu Baba Professor, Utsunomiya University, Japan
	16:30 30m Talk		Lighthouse: A Taxonomy-based Solver Selection Tool SEPS Kanika Sood University of Oregon, Boyana Norris , Elizabeth Jessup